|Eingestellt in Kategorie:
Ähnlichen Artikel verkaufen?

Fortgeschrittene Verifizierungstechniken: Ein systemC-basierter Ansatz für erfolgreiches Band-

Ursprünglicher Text
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeou
Artikelzustand:
Neu
7 verfügbar
Preis:
US $188,73
Ca.EUR 175,28
Versand:
Kostenlos Economy Shipping. Weitere Detailsfür Versand
Standort: Fairfield, Ohio, USA
Lieferung:
Lieferung zwischen Di, 21. Mai und Sa, 1. Jun nach 43230 bei heutigem Zahlungseingang
Liefertermine - wird in neuem Fenster oder Tab geöffnet berücksichtigen die Bearbeitungszeit des Verkäufers, die PLZ des Artikelstandorts und des Zielorts sowie den Annahmezeitpunkt und sind abhängig vom gewählten Versandservice und dem ZahlungseingangZahlungseingang - wird ein neuem Fenster oder Tab geöffnet. Insbesondere während saisonaler Spitzenzeiten können die Lieferzeiten abweichen.
Rücknahmen:
30 Tage Rückgabe. Käufer zahlt Rückversand. Weitere Details- Informationen zu Rückgaben
Zahlungen:
     

Sicher einkaufen

eBay-Käuferschutz
Geld zurück, wenn etwas mit diesem Artikel nicht stimmt. 

Angaben zum Verkäufer

Angemeldet als gewerblicher Verkäufer
Der Verkäufer ist für dieses Angebot verantwortlich.
eBay-Artikelnr.:386679767520
Zuletzt aktualisiert am 01. Apr. 2024 06:56:14 MESZAlle Änderungen ansehenAlle Änderungen ansehen

Artikelmerkmale

Artikelzustand
Neu: Neues, ungelesenes, ungebrauchtes Buch in makellosem Zustand ohne fehlende oder beschädigte ...
ISBN-13
9781402076725
Book Title
Advanced Verification Techniques
ISBN
9781402076725
Publication Year
2004
Type
Textbook
Format
Hardcover
Language
English
Publication Name
Advanced Verification Techniques : a Systemc Based Approach for Successful Tapeout
Author
Leonard Drucker, Leena Singh, Neyaz Khann
Item Length
9.3in
Publisher
Springer
Item Width
6.1in
Item Weight
57.8 Oz
Number of Pages
Xviii, 376 Pages

Über dieses Produkt

Product Information

"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks." - Stuart Swan

Product Identifiers

Publisher
Springer
ISBN-10
140207672x
ISBN-13
9781402076725
eBay Product ID (ePID)
18038739489

Product Key Features

Author
Leonard Drucker, Leena Singh, Neyaz Khann
Publication Name
Advanced Verification Techniques : a Systemc Based Approach for Successful Tapeout
Format
Hardcover
Language
English
Publication Year
2004
Type
Textbook
Number of Pages
Xviii, 376 Pages

Dimensions

Item Length
9.3in
Item Width
6.1in
Item Weight
57.8 Oz

Additional Product Features

Number of Volumes
1 Vol.
Lc Classification Number
Tk7867-7867.5
Reviews
"As chip size and complexity continue to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques , provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks." (Stuart Swan), "As chip size and complexity continue to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks." (Stuart Swan)
Table of Content
Verification Process.- Using SCV for Verification.- Functional Verification Testplan.- Testbench Concepts using SystemC.- Verification Methodology.- Regression/Setup and Run.- Functional Coverage.- Dynamic Memory Modeling.- Post Synthesis Gate Simulation.
Copyright Date
2004
Topic
Cad-CAM, Electronics / Circuits / Integrated, Electronics / Circuits / General, Electrical
Lccn
2004-051531
Dewey Decimal
621.3815
Intended Audience
Scholarly & Professional
Dewey Edition
22
Illustrated
Yes
Genre
Computers, Technology & Engineering

Artikelbeschreibung des Verkäufers

Rechtliche Informationen des Verkäufers

Premier Books LLC
David Taylor
26C Trolley Sq
19806-3356 Wilmington, DE
United States
Kontaktinformationen anzeigen
:liaM-Emoc.liaterelgaednarg@yabe
Ich versichere, dass alle meine Verkaufsaktivitäten in Übereinstimmung mit allen geltenden Gesetzen und Vorschriften der EU erfolgen.
grandeagleretail

grandeagleretail

98,2% positive Bewertungen
2,7 Mio. Artikel verkauft
Shop besuchenKontakt
Antwortet meist innerhalb 24 Stunden

Detaillierte Verkäuferbewertungen

Durchschnitt in den letzten 12 Monaten

Genaue Beschreibung
4.9
Angemessene Versandkosten
5.0
Lieferzeit
4.9
Kommunikation
4.9
Angemeldet als gewerblicher Verkäufer

Verkäuferbewertungen (1.022.103)

h***t (3)- Bewertung vom Käufer.
Letzter Monat
Bestätigter Kauf
this was my all time favotite book i was haapy to find it i gave it asa giift thanks
r***a (385)- Bewertung vom Käufer.
Letzter Monat
Bestätigter Kauf
Great seller! A++
i***e (81)- Bewertung vom Käufer.
Letzter Monat
Bestätigter Kauf
A+