Bild 1 von 9
Galerie
Bild 1 von 9
Low Power Methodenhandbuch für System-on-Chip Design HC Keating Flynn 2007-
US $19,95
Ca.EUR 17,23
Artikelzustand:
“In very good preowned condition with inscription on first page.”
Sehr gut
Buch, das nicht neu aussieht und gelesen wurde, sich aber in einem hervorragenden Zustand befindet. Der Einband weist keine offensichtlichen Beschädigungen auf. Bei gebundenen Büchern ist der Schutzumschlag vorhanden (sofern zutreffend). Alle Seiten sind vollständig vorhanden, es gibt keine zerknitterten oder eingerissenen Seiten und im Text oder im Randbereich wurden keine Unterstreichungen, Markierungen oder Notizen vorgenommen. Der Inneneinband kann minimale Gebrauchsspuren aufweisen. Minimale Gebrauchsspuren. Genauere Einzelheiten sowie eine Beschreibung eventueller Mängel entnehmen Sie bitte dem Angebot des Verkäufers.
- Sofort-KaufenLow Power Methodenhandbuch für System-on-Chip Design HC Keating Flynn 2007
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Versand:
US $6,00 (ca. EUR 5,18) USPS Media MailTM.
Standort: Framingham, Massachusetts, USA
Lieferung:
Lieferung zwischen Fr, 27. Jun und Mi, 2. Jul nach 94104 bei heutigem Zahlungseingang
Rücknahme:
Keine Rücknahme.
Zahlungen:
Sicher einkaufen
Der Verkäufer ist für dieses Angebot verantwortlich.
eBay-Artikelnr.:127116321353
Artikelmerkmale
- Artikelzustand
- Sehr gut
- Hinweise des Verkäufers
- “In very good preowned condition with inscription on first page.”
- Release Year
- 2007
- Book Title
- Low Power Methodology Manual: For System-on-Chip Design (Integ...
- ISBN
- 9780387718187
Über dieses Produkt
Product Identifiers
Publisher
Springer
ISBN-10
0387718184
ISBN-13
9780387718187
eBay Product ID (ePID)
61062495
Product Key Features
Number of Pages
Xvi, 300 Pages
Language
English
Publication Name
Low Power Methodology Manual : for System-On-Chip Design
Publication Year
2007
Subject
Electronics / Circuits / Integrated, Electronics / Circuits / General, Electrical, Electronics / General
Type
Textbook
Subject Area
Technology & Engineering
Series
Integrated Circuits and Systems Ser.
Format
Hardcover
Dimensions
Item Height
0.4 in
Item Weight
48.7 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
LCCN
2007-928355
Dewey Edition
22
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.381
Table Of Content
Standard Low Power Methods.- Multi-Voltage Design.- Power Gating Overview.- Designing Power Gating.- Architectural Issues for Power Gating.- A Power Gating Example.- IP Design for Low Power.- Frequency and Voltage Scaling Design.- Examples of Voltage and Frequency Scaling Design.- Implementing Multi-Voltage, Power Gated Designs.- Physical Libraries.- Retention Register Design.- Design of the Power Switching Network.
Synopsis
"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe such] a] low-power methodology with a practical, step-by-step approach." Richard Goering, Software Editor, EE Times "Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion." Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies "The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs." Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. "Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management." Nick Salter, Head of Chip Integration, CSR plc., This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM., "Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach." Richard Goering, Software Editor, EE Times "Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion." Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies "The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs." Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. "Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management." Nick Salter, Head of Chip Integration, CSR plc.
LC Classification Number
TK7867-7867.5
Artikelbeschreibung des Verkäufers
Rechtliche Informationen des Verkäufers
Info zu diesem Verkäufer
Fineitemscollectibles Rare Stuff
100% positive Bewertungen•39 Tsd. Artikel verkauft
Angemeldet als gewerblicher Verkäufer
Verkäuferbewertungen (23.327)
- o***l (1428)- Bewertung vom Käufer.Letzter MonatBestätigter KaufNice dvd! Item as described, fast shipping, and great communication. Great seller, AAA+++ highly recommend! Thanks so much!
- _***u (31)- Bewertung vom Käufer.Letzter MonatBestätigter KaufPerfectly packaged and quick shipping. Everything is exactly as pictured. Thank you so much
- t***t (71)- Bewertung vom Käufer.Letzter MonatBestätigter KaufGreat seller!
Noch mehr entdecken:
- Vince Flynn Belletristik-Bücher,
- Vince-Flynn-Taschenbuch-Belletristik - Bücher,
- Zeitschriften Design,
- Bücher über Design,
- Bücher Vince Flynn Belletristik-Genre ab 2010,
- Bücher über Design Sachbuch,
- Englische Zeitschriften Design,
- Deutsche Zeitschriften Design,
- Deutsche zweimonatliche Zeitschriften Design,
- Deutsche Bücher über Design Sachbuch